PART |
Description |
Maker |
CAT33C108SI CAT33C108SI-TE13 CAT33C108K-TE13 CAT33 |
Clock Generator for Intel® Alviso Chipset 200-MHz Differential Clock Buffer/Driver 微型导线串行EEPROM Clock Synthesizer with Differential CPU Outputs 微型导线串行EEPROM Clock Generator for Intel® Alviso Chipset Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
|
Abracon, Corp.
|
NB3N121K |
Fanout Clock Driver, 3.3 V Differential in 1:21 Differential, with HCSL Outputs
|
ON Semiconductor
|
MAX9320EUA-T MAX9320AEKA-T |
2.25 V to 3.8 V, 1:2 differential LVPECL/LVECL/HSTL clock and data driver 1:2 Differential LVPECL/LVECL/HSTL Clock and Data Drivers 9320 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
|
MAXIM - Dallas Semiconductor Maxim Integrated Products, Inc.
|
NB6L572M NB6L572MMNG NB6L572MMNR4G |
6L SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32 2.5V / 3.3V Differential 4:1 Mux to 1:2 CML Clock/Data Fanout / Translator 2.5V / 3.3V Differential 4:1 Mux to 1:2 CML Clock/Data Fanout / Translator
|
ON Semiconductor
|
NB4N111K |
3.3V Differential In 1:10 Differential Fanout Clock Driver
|
ON Semiconductor
|
MC100EP01 MC10EP445 MC10H172FNR2 MC100EL29 MC100H6 |
3.3V / 5V ECL 4-Input OR/NOR 3.3V / 5VECL 8-Bit Serial/Parallel Converter Dual Binary 1-4-Decoder (High) 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset 9-Bit TTL-ECL Translator Quad TTL-ECL Translator Dual 2-Wide 2-3-Input OR-AND/OR-AND-Invert Gate 3.3V / 5V ECL 8-Bit Synchronous Binary Up Counter 3.3 V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable 3.3V 10-bit LVTTL/LVCMOS to LVPECL Translator 3.3V / 5V ECL Quad D Flip Flop with Set, Reset, and Differential Clock 5V ECL Voltage Controlled Oscillator 3.3V ECL D-Type Flip-Flop with Set and Reset Binary to 1-8 Decoder (Low) Differential -5V ECL To TTL Translator -3.3V / -5V Triple ECL Input to PECL Output Translator 5V ECL Dual Differential 2:1 Multiplexer Quad MSTR 5V ECL Quad 4-Input OR/NOR Gate 3.3V ECL Dual Differential Data and Clock D-Type Flip-Flop with Set and Reset Dual 4-5-Input OR/NOR
|
ON Semiconductor
|
NB3N106K NB3N106KMNG NB3N106KMNR2G |
Differential 1:6 Fanout Clock Driver Fanout Clock and Data Driver, 3.3 V Differential in 1:6, with HCSL Outputs
|
ON Semiconductor
|
ICS8737-11 ICS8737AG-11 ICS8737AG-11T |
LOW SKEW ±1/±2 DIFFERENTIAL-TO- 3.3V LVPECL CLOCK GENERATOR 低偏差1 / ± 2差分.3V的LVPECL时钟发生 LOW SKEW / DIFFERENTIAL-TO- 3.3V LVPECL CLOCK GENERATOR LOW SKEW ÷1/÷2 DIFFERENTIAL-TO- 3.3V LVPECL CLOCK GENERATOR
|
NXP Semiconductors N.V. Integrated Circuit Systems
|
NBSG53A NBSG53AMN NBSG53AMNR2 NBSG53ABAR2 NBSG53AB |
2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS
|
ONSEMI[ON Semiconductor]
|
NB4N121KMNG NB4N121KMNR2G |
3.3V Differential In 1:21 Differential Fanout Clock Driver with HCSL level Output PECL TO CML TRANSLATOR, COMPLEMENTARY OUTPUT, QCC52
|
Rectron Semiconductor
|
HDMP-1638 |
Gigabit Ethernet Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs(带双路串行I/O和差分PECL时钟输入的千兆位以太网收发器) HDMP-1638 · 1.25 GBd Transceiver Chip with Dual Serial I/O and Differential PECL Clock Inputs for GbE
|
Agilent (Hewlett-Packard)
|